

1/6




FIG. 1

2/6






FIG. 2

3/6



4/6




FIG. 4A




FIG. 4B

FIG. 4C

CYCLE-EFFICIENT TDM TIMESLOT REMAPPING FOR NETWORK PROCESSING ENGINES

Daniel G. Borkowski et al.

INTEL-007PUS

5/6




FIG. 5




FIG. 6